


FIG. 1
 (PRIOR ART)






FIG. 3
 (PRIOR ART)




FIG. 4
(PRIOR ART)

FIG. 5
(PRIOR ART)



FIG. 6
FIG. 7
FIG. 8
FIG. 9
FIG. 10
FIG. 11
FIG. 12
FIG. 13
FIG. 14
FIG. 15
FIG. 16
FIG. 17
FIG. 18
FIG. 19
FIG. 20
FIG. 21
FIG. 22
FIG. 23
FIG. 24
FIG. 25
FIG. 26
FIG. 27
FIG. 28
FIG. 29
FIG. 30
FIG. 31
FIG. 32
FIG. 33
FIG. 34
FIG. 35
FIG. 36
FIG. 37
FIG. 38
FIG. 39
FIG. 40
FIG. 41
FIG. 42
FIG. 43
FIG. 44
FIG. 45
FIG. 46
FIG. 47
FIG. 48
FIG. 49
FIG. 50
FIG. 51
FIG. 52
FIG. 53
FIG. 54
FIG. 55
FIG. 56
FIG. 57
FIG. 58
FIG. 59
FIG. 60
FIG. 61
FIG. 62
FIG. 63
FIG. 64
FIG. 65
FIG. 66
FIG. 67
FIG. 68
FIG. 69
FIG. 70
FIG. 71
FIG. 72
FIG. 73
FIG. 74
FIG. 75
FIG. 76
FIG. 77
FIG. 78
FIG. 79
FIG. 80
FIG. 81
FIG. 82
FIG. 83
FIG. 84
FIG. 85
FIG. 86
FIG. 87
FIG. 88
FIG. 89
FIG. 90
FIG. 91
FIG. 92
FIG. 93
FIG. 94
FIG. 95
FIG. 96
FIG. 97
FIG. 98
FIG. 99
FIG. 100




FIG. 6
(PRIOR ART)




FIG. 7
(PRIOR ART)




FIG. 8
 (PRIOR ART)




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13



FIG. 14A




FIG. 14B




FIG. 14C





FIG. 14D




S = Start

T = TAR

C = Cycle Type

A = Address

D = Data



FRAME

FIG. 15A




FIG. 15B




FIG. 15C





FIG. 15D



S = Start T = TAR
C = Cycle Type A = Address D = Data




FIG. 16

FIG. 17
Block Diagram of the X-Bus Controller
200-250 (CTC)




FIG. 17




FIG. 18




FIG. 19




FIG. 20



FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25A





FIG. 25B




FIG. 25C




FIG. 25D




FIG. 25E




FIG. 26A




FIG. 26B





FIG. 26C

- S** = Start condition
- P** = Stop condition
- R** = Restart cond.
- A** = ACK by master
- N** = NACK by master
- A** = ACK by slave




FIG. 26D




FIG. 26E

- S = Start condition
- P = Stop condition
- R = Restart condition
- A = ACK by master
- N = NACK by master
- A = ACK by slave




FIG. 27




FIG. 28




FIG. 29